# 2nd 256M DDR SDRAM HY5DU56422(L)T HY5DU56822(L)T HY5DU561622(L)T

This document is a general product description and is subject to change without notice. Hynix Semiconductor Inc. does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 0.7/May. 02 1

# **Revision History**

### 1. Revision 0.4 (Nov. 01)

1) Removed 'Preliminary'

#### 2. Revision 0.5 (Dec. 01)

1) Separated 'Function description' and 'Timing diagram' parts

- These are available in Web site (www.hynix.com)

### 3. Revision 0.6 (May. 02)

1) Input leakage current changed from +/-5uA to +/-2uA

# 4. Revision 0.7 (May. 02)

1) Added 'tRAS Lock-out function supported'

# DESCRIPTION

The Hynix HY5DU56422, HY5DU56822 and HY5DU561622 are a 268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM, ideally suited for the main memory applications which requires large memory density and high bandwidth.

The Hynix 256Mb DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data, Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are internally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with SSTL\_2.

# **FEATURES**

- VDD, VDDQ = 2.5V +/- 0.2V
- All inputs and outputs are compatible with SSTL\_2 interface
- Fully differential clock inputs (CK, /CK) operation
- Double data rate interface
- Source synchronous data transaction aligned to bidirectional data strobe (DQS)
- x16 device has two bytewide data strobes (UDQS, LDQS) per each x8 I/O
- Data outputs on DQS edges when read (edged DQ) Data inputs on DQS centers when write (centered DQ)
- On chip DLL align DQ and DQS transition with CK transition
- DM mask write data-in at the both rising and falling edges of the data strobe

### **ORDERING INFORMATION**

Part No.	Configuration	Power		
HY5DU56422T-X*	64Mx4	Standard		
HY5DU56422LT-X*	64Mx4	Low Power		
HY5DU56822T-X*	32Mx8	Standard		
HY5DU56822LT-X*	32Mx8	Low Power		
HY5DU561622T-X*	16Mx16	Standard		
HY5DU561622LT-X*	16Mx16	Low Power		

#### All addresses and control inputs except data, data strobes and data masks latched on the rising edges of the clock

- Programmable /CAS latency 2 and 2.5 / 3 supported
- Programmable burst length 2 / 4 / 8 with both sequential and interleave mode
- Internal four bank operations with single pulsed / RAS
- tRAS Lock-out function supported
- Auto refresh and self refresh supported
- 8192 refresh cycles / 64ms
- JEDEC standard 400mil 66pin TSOP-II with 0.65mm pin pitch
- Full and Half strength driver option controlled by EMRS

### **OPERATING FREQUENCY**

Grade	CL2	CL2.5	Remark**
- K	133MHz	133MHz	DDR266A
- H	125MHz	133MHz	DDR266B
- L	100MHz	125MHz	DDR200

- \* X means speed grade
- \*\* JEDEC specification compliant

### **PIN CONFIGURATION**

<u>x4</u>	<u>x8</u>	<u>x16</u>	r			<u>x16</u>	<u>x8</u>	<u>x4</u>
VDD	VDD	VDD			66 -	vss	VSS	VSS
NC	DQ0	DQ0	2		65	DQ15	DQ7	NC
VDDQ	VDDQ	VDDQ	Η 3		64	VSSQ	VSSQ	VSSQ
NC	NC	DQ1	4		63	DQ14	NC	NC
DQ0	DQ1	DQ2	5		62	DQ13	DQ6	DQ3
VSSQ	VSSQ	VSSQ	6		61	VDDQ	VDDQ	VDDQ
NC	NC	DQ3	7		60	DQ12	NC	NC
NC	DQ2	DQ4	8		59	DQ11	DQ5	NC
VDDQ	VDDQ	VDDQ	9		58	VSSQ	VSSQ	VSSQ
NC	NC	DQ5	10		57	DQ10	NC	NC
DQ1	DQ3	DQ6	11		56	DQ9	DQ4	DQ2
VSSQ	VSSQ	VSSQ	12		55	VDDQ	VDDQ	VDDQ
NC	NC	DQ7	13		54	DQ8	NC	NC
NC	NC	NC	14		53	NC	NC	NC
VDDQ	VDDQ	VDDQ	15	400mil X 875mil	52	VSSQ	VSSQ	VSSQ
NC	NC	LDQS	16	66pin TSOP -II	51	UDQS	DQS	DQS
NC	NC	NC	17		50	NC	NC	NC
VDD	VDD	VDD	18	0.65mm pin pitch	49	VREF	VREF	VREF
NC	NC	NC	19		48	VSS	VSS	VSS
NC	NC	LDM	20		47	UDM	DM	DM
/WE	/WE	/WE	21		46	/CK	/CK	/CK
/CAS	/CAS	/CAS	22		45	CK	CK	CK
/RAS	/RAS	/RAS	23		44 🗖	CKE	CKE	CKE
/CS	/CS	/CS	24		43	NC	NC	NC
NC	NC	NC	25		42	A12	A12	A12
BA0	BA0	BA0	26		41	A11	A11	A11
BA1	BA1	BA1	27		40	A9 A8	A9	A9
A10/AP	A10/AP	A10/AP	28		39	Ао А7	A8 A7	A8
A0	A0	A0	29		38	A7 A6	A7 A6	A7
A1 A2	A1	A1	30		37	A6 A5	A6 A5	A6
A2 A3	A2 A3	A2 A3	☐ 31 □ 32		36	A5 A4	A5 A4	A5 A4
A3 VDD			32			VSS	VSS	A4 VSS
VDD	VDD	VDD	33		34	100	v33	v 35

# **ROW AND COLUMN ADDRESS TABLE**

ITEMS	64Mx4	32Mx8	16Mx16		
Organization	16M x 4 x 4banks	8M x 8 x 4banks	4M x 16 x 4banks		
Row Address	A0 - A12	A0 - A12	A0 - A12		
Column Address	A0-A9, A11	A0-A9	A0-A8		
Bank Address	BA0, BA1	BA0, BA1	BA0, BA1		
Auto Precharge Flag	A10	A10	A10		
Refresh	8K	8K	8K		




# **PIN DESCRIPTION**

PIN	TYPE	DESCRIPTION					
СК, /СК	Input	Clock: CK and /CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of /CK. Output (read) data is referenced to the crossings of CK and /CK (both directions of crossing).					
CKE	Input	Clock Enable: CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. Taking CKE LOW provides PRECHARGE POWER DOWN and SELF REFRESH operation (all banks idle), or ACTIVE POWER DOWN (row ACTIVE in any bank). CKE is synchronous for POWER DOWN entry and exit, and for SELF REFRESH entry. CKE is asynchronous for SELF REFRESH exit, and for output disable. CKE must be maintained high throughout READ and WRITE accesses. Input buffers, excluding CK, /CK and CKE are disabled during POWER DOWN. Input buffers, excluding CK, /CK and CKE REFRESH. CKE is an SSTL_2 input, but will detect an LVCMOS LOW level after Vdd is applied.					
/CS	Input	Chip Select : Enables or disables all inputs except CK, /CK, CKE, DQS and DM. All com- mands are masked when CS is registered high. CS provides for external bank selection on systems with multiple banks. CS is considered part of the command code.					
BA0, BA1	Input	Bank Address Inputs: BA0 and BA1 define to which bank an ACTIVE, Read, Write or PRE-CHARGE command is being applied.					
A0 ~ A12	Input	Address Inputs: Provide the row address for ACTIVE commands, and the column address and AUTO PRECHARGE bit for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 is sampled during a precharge command to determine whether the PRECHARGE applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by BA0, BA1. The address inputs also provide the op code during a MODE REGISTER SET command. BA0 and BA1 define which mode register is loaded during the MODE REGISTER SET command (MRS or EMRS).					
/RAS, /CAS, /WE	Input	Command Inputs: /RAS, /CAS and /WE (along with /CS) define the command being entered.					
DM (LDM,UDM)	Input	Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM pins are input only, the DM loading matches the DQ and DQS loading. For the x16, LDM corresponds to the data on DQ0-Q7; UDM corresponds to the data on DQ8-Q15.					
DQS (LDQS,UDQS)	I/O	Data Strobe: Output with read data, input with write data. Edge aligned with read data, centered in write data. Used to capture write data. For the x16, LDQS corresponds to the data on DQ0-Q7; UDQS corresponds to the data on DQ8-Q15.					
DQ	I/O	Data input / output pin : Data bus					
VDD/VSS	Supply	Power supply for internal circuits and input buffers.					
VDDQ/VSSQ	Supply	Power supply for output buffers for noise immunity.					
VREF	Supply	Reference voltage for inputs for SSTL interface.					
NC	NC	No connection.					



# **FUNCTIONAL BLOCK DIAGRAM (64Mx4)**


4Banks x 16Mbit x 4 I/O Double Data Rate Synchronous DRAM






# **FUNCTIONAL BLOCK DIAGRAM (32Mx8)**

4Banks x 8Mbit x 8 I/O Double Data Rate Synchronous DRAM



# FUNCTIONAL BLOCK DIAGRAM (16Mx16)

4Banks x 4Mbit x 16 I/O Double Data Rate Synchronous DRAM



# SIMPLIFIED COMMAND TRUTH TABLE

Comman	d	CKEn-1	CKEn	cs	RAS	CAS	WE	ADDR	A10/ AP	BA	Note	
Extended Mode Re	egister Set	Н	Х	L	L	L	L	OP code			1,2	
Mode Registe	er Set	Н	Х	L	L	L	L	C	P code		1,2	
Device Dese	lect	н	х	Н	Х	Х	Х		х		1	
No Operati	on		^	L	Н	Н	Н	^				
Bank Activ	/e	Н	Х	L	L	Н	Н	RA	٩	V	1	
Read		н	х	L	н	L	н	СА	L	v	1	
Read with Autop	recharge		~	L				0	Н	v	1,3	
Write		н	х	L	н	L	L	СА	L	v	1	
Write with Autop	Write with Autoprecharge		^	L		E	L	6	Н	v	1,4	
Precharge All	Banks	н	х	L	L	н	L	x	Н	Х	1,5	
Precharge select	ed Bank		X	L	L		L	^	L	V	1	
Read Burst S	Stop	Н	Х	L	Н	Н	L		Х		1	
Auto Refre	sh	Н	Н	L	L	L	Н	Х		1		
	Entry	Н	L	L	L	L	Н				1	
Self Refresh	Exit	L	Н	Н	Х	Х	Х	x			1	
	LAIC	L		L	Н	Н	Н	-			1	
	Entry	н	L	Н	Х	Х	Х				1	
Precharge Power	Lifery		L	L	Н	Н	Н		х		1	
Down Mode	Exit	L	Н	Н	Х	Х	Х		Λ		1	
				L	Н	Н	н	1			1	
	Entry	н	L	Н	Х	Х	Х				1	
Active Power Down Mode	Lifery		L ·	L	V	V	V	х			1	
	Exit	L	Н		2	X						

(H=Logic High Level, L=Logic Low Level, X=Don't Care, V=Valid Data Input, OP Code=Operand Code, NOP=No Operation)

#### Note :

1. LDM/UDM states are Don't Care. Refer to below Write Mask Truth Table.

 OP Code(Operand Code) consists of A0~A12 and BA0~BA1 used for Mode Register setting duing Extended MRS or MRS. Before entering Mode Register Set mode, all banks must be in a precharge state and MRS command can be issued after tRP period from Prechagre command.

3. If a Read with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented to activated bank until CK(n+BL/2+tRP).

4. If a Write with Autoprecharge command is detected by memory component in CK(n), then there will be no command presented to activated bank until CK(n+BL/2+1+tDPL+tRP). Last Data-In to Prechage delay(tDPL) which is also called Write Recovery Time (tWR) is needed to guarantee that the last data has been completely written.

5. If A10/AP is High when Precharge command being issued, BA0/BA1 are ignored and all banks are selected to be precharged.



# WRITE MASK TRUTH TABLE

Function	CKEn-1	CKEn	/CS, /RAS, /CAS, /WE	DM	ADDR	A10/ AP	BA	Note
Data Write	Н	Х	Х	L		х		1
Data-In Mask	Н	Х	Х	Н		Х		1

Note :

1. Write Mask command masks burst write data with reference to LDQS/UDQS(Data Strobes) and it is not related with read data. In case of x16 data I/O, LDM and UDM control lower byte(DQ0~7) and Upper byte(DQ8~15) respectively.



# **OPERATION COMMAND TRUTH TABLE-I**

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action
	Н	Х	Х	Х	Х	DSEL	NOP or power down <sup>3</sup>
	L	Н	Н	Н	Х	NOP	NOP or power down <sup>3</sup>
	L	Н	Н	L	X BST		ILLEGAL <sup>4</sup>
	L	Н	L	Н	BA, CA, AP	READ/READAP	ILLEGAL <sup>4</sup>
IDLE	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL <sup>4</sup>
	L	L	Н	Н	BA, RA	ACT	Row Activation
	L	L	Н	L	BA, AP	PRE/PALL	NOP
	L	L	L	Н	Х	AREF/SREF	Auto Refresh or Self Refresh <sup>5</sup>
	L	L	L	L	OPCODE	MRS	Mode Register Set
	Н	Х	Х	Х	Х	DSEL	NOP
	L	Н	Н	Н	Х	NOP	NOP
	L	Н	Н	L	Х	BST	ILLEGAL <sup>4</sup>
BOW	L	Н	L	Н	ва, са, ар	READ/READAP	Begin read : optional AP <sup>6</sup>
ROW	L	Н	L	L	ва, са, ар	WRITE/WRITEAP	Begin write : optional AP <sup>6</sup>
ACTIVE	L	L	Н	Н	BA, RA ACT		ILLEGAL <sup>4</sup>
	L	L	Н	L	BA, AP PRE/PALL		Precharge <sup>7</sup>
	L	L	L	Н	X AREF/SREF		ILLEGAL <sup>11</sup>
	L	L	L	L	OPCODE	MRS	ILLEGAL <sup>11</sup>
	Н	Х	Х	Х	Х	DSEL	Continue burst to end
	L	Н	Н	Н	Х	NOP	Continue burst to end
	L	Н	Н	L	Х	BST	Terminate burst
	L	Н	L	Н	BA, CA, AP	READ/READAP	Term burst, new read:optional AP <sup>8</sup>
READ	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL
	L	L	Н	Н	BA, RA	ACT	ILLEGAL <sup>4</sup>
	L	L	Н	L	BA, AP	PRE/PALL	Term burst, precharge
	L	L	L	Н	Х	AREF/SREF	ILLEGAL <sup>11</sup>
	L	L	L	L	OPCODE	MRS	ILLEGAL <sup>11</sup>
	Н	Х	Х	Х	Х	DSEL	Continue burst to end
	L	Н	Н	Н	Х	NOP	Continue burst to end
WRITE	L	Н	Н	L	Х	BST	ILLEGAL <sup>4</sup>
	L	Н	L	Н	BA, CA, AP	READ/READAP	Term burst, new read:optional AP <sup>8</sup>
	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	Term burst, new write:optional AP



# **OPERATION COMMAND TRUTH TABLE-II**

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action
	L	L	Н	Н	BA, RA	ACT	ILLEGAL <sup>4</sup>
WDITE	L	L	Н	L	BA, AP	PRE/PALL	Term burst, precharge
WRITE	L	L	L	Н	X AREF/SREF		ILLEGAL <sup>11</sup>
	L	L	L	L	OPCODE	MRS	ILLEGAL <sup>11</sup>
	Н	Х	Х	Х	Х	DSEL	Continue burst to end
	L	Н	Н	Н	Х	NOP	Continue burst to end
	L	Н	Н	L	Х	BST	ILLEGAL
READ	L	Н	L	Н	ва, са, ар	READ/READAP	ILLEGAL <sup>10</sup>
WITH AUTOPRE-	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL <sup>10</sup>
CHARGE	L	L	Н	Н	BA, RA	ACT	ILLEGAL <sup>4,10</sup>
	L	L	Н	L	BA, AP	PRE/PALL	ILLEGAL <sup>4,10</sup>
	L	L	L	Н	Х	AREF/SREF	ILLEGAL <sup>11</sup>
	L	L	L	L	OPCODE	MRS	ILLEGAL <sup>11</sup>
	Н	Х	Х	Х	Х	DSEL	Continue burst to end
	L	Н	Н	Н	X NOP		Continue burst to end
	L	Н	Н	L	Х	BST	ILLEGAL
WRITE	L	Н	L	Н	ва, са, ар	READ/READAP	ILLEGAL <sup>10</sup>
AUTOPRE- CHARGE	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL <sup>10</sup>
CHARGE	L	L	Н	Н	BA, RA	ACT	ILLEGAL <sup>4,10</sup>
	L	L	Н	L	BA, AP	PRE/PALL	ILLEGAL <sup>4,10</sup>
	L	L	L	Н	Х	AREF/SREF	ILLEGAL <sup>11</sup>
	L	L	L	L	OPCODE	MRS	ILLEGAL <sup>11</sup>
	Н	Х	Х	Х	Х	DSEL	NOP-Enter IDLE after tRP
	L	Н	Н	Н	Х	NOP	NOP-Enter IDLE after tRP
	L	Н	Н	L	Х	BST	ILLEGAL <sup>4</sup>
	L	Н	L	Н	BA, CA, AP	READ/READAP	ILLEGAL <sup>4,10</sup>
PRE- CHARGE	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL <sup>4,10</sup>
	L	L	Н	Н	BA, RA	ACT	ILLEGAL <sup>4,10</sup>
	L	L	Н	L	BA, AP	PRE/PALL	NOP-Enter IDLE after tRP
	L	L	L	Н	Х	AREF/SREF	ILLEGAL <sup>11</sup>
	L	L	L	L	OPCODE	MRS	ILLEGAL <sup>11</sup>



# **OPERATION COMMAND TRUTH TABLE-III**

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action
	Н	Х	Х	Х	Х	DSEL	NOP - Enter ROW ACT after tRCD
	L	Н	Н	Н	Х	NOP	NOP - Enter ROW ACT after tRCD
	L	Н	Н	L	X BST		ILLEGAL <sup>4</sup>
	L	Н	L	Н	BA, CA, AP	READ/READAP	ILLEGAL <sup>4,10</sup>
ROW ACTIVATING	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL <sup>4,10</sup>
	L	L	Н	Н	BA, RA	ACT	ILLEGAL <sup>4,9,10</sup>
	L	L	Н	L	BA, AP	PRE/PALL	ILLEGAL <sup>4,10</sup>
	L	L	L	Н	Х	AREF/SREF	ILLEGAL <sup>11</sup>
	L	L	L	L	OPCODE	MRS	ILLEGAL <sup>11</sup>
	Н	Х	Х	Х	Х	DSEL	NOP - Enter ROW ACT after tWR
	L	Н	Н	Н	Х	NOP	NOP - Enter ROW ACT after tWR
	L	Н	Н	L	Х	BST	ILLEGAL <sup>4</sup>
	L	Н	L	Н	BA, CA, AP	READ/READAP	ILLEGAL
WRITE RECOVERING	L	Н	L	L	BA, CA, AP	WRITE/WRITEAP	ILLEGAL
RECOVERING	L	L	Н	Н	BA, RA	ACT	ILLEGAL <sup>4,10</sup>
	L	L	Н	L	BA, AP	PRE/PALL	ILLEGAL <sup>4,11</sup>
	L	L	L	Н	Х	AREF/SREF	ILLEGAL <sup>11</sup>
	L	L	L	L	OPCODE	MRS	ILLEGAL <sup>11</sup>
	Н	Х	Х	Х	Х	DSEL	NOP - Enter precharge after tDPL
	L	Н	Н	Н	Х	NOP	NOP - Enter precharge after tDPL
	L	Н	Н	L	Х	BST	ILLEGAL <sup>4</sup>
WRITE	L	Н	L	Н	BA, CA, AP	READ/READAP	ILLEGAL <sup>4,8,10</sup>
RECOVERING WITH	L	Н	L	L	ва, са, ар	WRITE/WRITEAP	ILLEGAL <sup>4,10</sup>
AUTOPRE- CHARGE	L	L	Н	Н	BA, RA	ACT	ILLEGAL <sup>4,10</sup>
	L	L	Н	L	BA, AP	PRE/PALL	ILLEGAL <sup>4,11</sup>
	L	L	L	Н	Х	AREF/SREF	ILLEGAL <sup>11</sup>
	L	L	L	L	OPCODE	MRS	ILLEGAL <sup>11</sup>
	Н	Х	Х	Х	Х	DSEL	NOP - Enter IDLE after tRC
DEEDECLITNC	L	Н	Н	Н	Х	NOP	NOP - Enter IDLE after tRC
REFRESHING	L	Н	Н	L	Х	BST	ILLEGAL <sup>11</sup>
	L	Н	L	Н	BA, CA, AP	READ/READAP	ILLEGAL <sup>11</sup>

# **OPERATION COMMAND TRUTH TABLE-IV**

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action
	L	Н	L	L	ва, са, ар	WRITE/WRITEAP	ILLEGAL <sup>11</sup>
	L	L	Н	Н	BA, RA	ACT	ILLEGAL <sup>11</sup>
WRITE	L	L	Н	L	BA, AP	PRE/PALL	ILLEGAL <sup>11</sup>
	L	L	L	Н	Х	AREF/SREF	ILLEGAL <sup>11</sup>
	L	L	L	L	OPCODE	MRS	ILLEGAL <sup>11</sup>
	Н	Х	Х	Х	Х	DSEL	NOP - Enter IDLE after tMRD
	L	Н	Н	Н	Х	NOP	NOP - Enter IDLE after tMRD
	L	Н	Н	L	Х	BST	ILLEGAL <sup>11</sup>
MODE	L	Н	L	Н	ва, са, ар	READ/READAP	ILLEGAL <sup>11</sup>
REGISTER	L	Н	L	L	ва, са, ар	WRITE/WRITEAP	ILLEGAL <sup>11</sup>
ACCESSING	L	L	Н	Н	BA, RA	ACT	ILLEGAL <sup>11</sup>
	L	L	Н	L	BA, AP	PRE/PALL	ILLEGAL <sup>11</sup>
	L	L	L	Н	Х	AREF/SREF	ILLEGAL <sup>11</sup>
	L	L	L	L	OPCODE	MRS	ILLEGAL <sup>11</sup>

Note :

1. H - Logic High Level, L - Logic Low Level, X - Don't Care, V - Valid Data Input,

BA - Bank Address, AP - AutoPrecharge Address, CA - Column Address, RA - Row Address, NOP - NO Operation.

2. All entries assume that CKE was active(high level) during the preceding clock cycle.

3. If both banks are idle and CKE is inactive(low level), then in power down mode.

4. Illegal to bank in specified state. Function may be legal in the bank indicated by Bank Address(BA) depending on the state of that bank.

5. If both banks are idle and CKE is inactive(low level), then self refresh mode.

6. Illegal if tRCD is not met.

7. Illegal if tRAS is not met.

8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.

9. Illegal if tRRD is not met.

10. Illegal for single bank, but legal for other banks in multi-bank devices.

11. Illegal for all banks.

# **CKE FUNCTION TRUTH TABLE**

Current State	CKEn- 1	CKEn	/CS	/RAS	/CAS	/WE	/ADD	Action
	Н	Х	Х	Х	Х	Х	Х	INVALID
	L	Н	Н	Х	Х	Х	Х	Exit self refresh, enter idle after tSREX
	L	Н	L	Н	Н	Н	Х	Exit self refresh, enter idle after tSREX
SELF REFRESH <sup>1</sup>	L	Н	L	Н	Н	L	Х	ILLEGAL
	L	Н	L	Н	L	Х	Х	ILLEGAL
	L	Н	L	L	Х	Х	Х	ILLEGAL
	L	L	Х	Х	Х	Х	Х	NOP, continue self refresh
	Н	Х	Х	Х	Х	Х	Х	INVALID
	L	Н	Н	Х	Х	Х	Х	Exit power down, enter idle
DOLUTE	L	Н	L	Н	Н	Н	Х	Exit power down, enter idle
POWER DOWN <sup>2</sup>	L	Н	L	Н	Н	L	Х	ILLEGAL
boun	L	Н	L	Н	L	Х	Х	ILLEGAL
	L	Н	L	L	Х	Х	Х	ILLEGAL
	L	L	Х	Х	Х	Х	Х	NOP, continue power down mode
	Н	Н	Х	Х	Х	Х	Х	See operation command truth table
	Н	L	L	L	L	Н	Х	Enter self refresh
	Н	L	Н	Х	Х	Х	Х	Exit power down
	Н	L	L	Н	Н	Н	Х	Exit power down
ALL BANKS IDLE <sup>4</sup>	Н	L	L	Н	Н	L	Х	ILLEGAL
IDEE	Н	L	L	Н	L	Х	Х	ILLEGAL
	Н	L	L	L	Н	Х	Х	ILLEGAL
	Н	L	L	L	L	L	Х	ILLEGAL
	L	L	Х	Х	Х	Х	х	NOP
	Н	Н	Х	Х	Х	Х	х	See operation command truth table
ANY STATE OTHER	Н	L	Х	Х	Х	Х	Х	ILLEGAL <sup>5</sup>
THAN ABOVE	L	Н	Х	Х	Х	Х	Х	INVALID
ABOVE	L	L	Х	Х	Х	Х	Х	INVALID

#### Note :

When CKE=L, all DQ and DQS must be in Hi-Z state.

1. CKE and /CS must be kept high for a minimum of 200 stable input clocks before issuing any command.

2. All command can be stored after 2 clocks from low to high transition of CKE.

3. Illegal if CLK is suspended or stopped during the power down mode.


4. Self refresh can be entered only from the all banks idle state.

5. Disabling CLK may cause malfunction of any bank which is in active state.



HY5DU56422(L)T HY5DU56822(L)T HY5DU561622(L)T

### SIMPLIFIED STATE DIAGRAM





### **POWER-UP SEQUENCE AND DEVICE INITIALIZATION**

DDR SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Power must first be applied to VDD, then to VDDQ, and finally to VREF (and to the system VTT). VTT must be applied after VDDQ to avoid device latch-up, which may cause permanent damage to the device. VREF can be applied anytime after VDDQ, but is expected to be nominally coincident with VTT. Except for CKE, inputs are not recognized as valid until after VREF is applied. CKE is an SSTL\_2 input, but will detect an LVCMOS LOW level after VDD is applied. Maintaining an LVCMOS LOW level on CKE during power-up is required to guarantee that the DQ and DQS outputs will be in the High-Z state, where they will remain until driven in normal operation (by a read access). After all power supply and reference voltages are stable, and the clock is stable, the DDR SDRAM requires a 200us delay prior to applying an executable command.

Once the 200us delay has been satisfied, a DESELECT or NOP command should be applied, and CKE should be brought HIGH. Following the NOP command, a PRECHARGE ALL command should be applied. Next a EXTENDED MODE REGISTER SET command should be issued for the Extended Mode Register, to enable the DLL, then a MODE REGISTER SET command should be issued for the Mode Register, to reset the DLL, and to program the operating parameters. 200 clock cycles are required between the DLL reset and any command. During the 200 cycles of CK, for DLL locking, executable commands are disallowed (a DESELECT or NOP command must be applied). After the 200 clock cycles, a PRECHARGE ALL command should be applied, placing the device in the all banks idle state.

Once in the idle state, two AUTO REFRESH cycles must be performed. Additionally, a MODE REGISTER SET command for the Mode Register, with the reset DLL bit deactivated (i.e. to program operating parameters without resetting the DLL) must be performed. Following these cycles, the DDR SDRAM is ready for normal operation.


- 1. Apply power VDD, VDDQ, VTT, VREF in the following power up sequencing and attempt to maintain CKE at LVC-MOS low state. (All the other input pins may be undefined.)
  - VDD and VDDQ are driven from a single power converter output.
  - VTT is limited to 1.44V (reflecting VDDQ(max)/2 + 50mV VREF variation + 40mV VTT variation.
  - VREF tracks VDDQ/2.
  - A minimum resistance of 42 Ohms (22 ohm series resistor + 22 ohm parallel resistor 5% tolerance) limits the input current from the VTT supply into any pin.
  - If the above criteria cannot be met by the system design, then the following sequencing and voltage relationship must be adhered to during power up.

Voltage description	Sequencing	Voltage relationship to avoid latch-up
VDDQ	After or with VDD	< VDD + 0.3V
VTT	After or with VDDQ	< VDDQ + 0.3V
VREF	After or with VDDQ	< VDDQ + 0.3V

- 2. Start clock and maintain stable clock for a minimum of 200usec.
- 3. After stable power and clock, apply NOP condition and take CKE high.
- 4. Issue Extended Mode Register Set (EMRS) to enable DLL.
- 5. Issue Mode Register Set (MRS) to reset DLL and set device to idle state with bit A8=high. (An additional 200 cycles of clock are required for locking DLL)
- 6. Issue Precharge commands for all banks of the device.



- 7. Issue 2 or more Auto Refresh commands.
- 8. Issue a Mode Register Set command to initialize the mode register with bit A8 = Low.




#### **Power-Up Sequence**



### **MODE REGISTER SET (MRS)**

The mode register is used to store the various operating modes such as /CAS latency, addressing mode, burst length, burst type, test mode, DLL reset. The mode register is programed via MRS command. This command is issued by the low signals of /RAS, /CAS, /CS, /WE and BAO. This command can be issued only when all banks are in idle state and CKE must be high at least one cycle before the Mode Register Set Command can be issued. Two cycles are required to write the data in mode register. During the MRS cycle, any command cannot be issued. Once mode register field is determined, the information will be held until resetted by another MRS command.



A3	Burst Type
0	Sequential
1	Interleave

### **BURST DEFINITION**

Burst Length	Starting Address (A2,A1,A0)	Sequential	Interleave
2	XX0	0, 1	0, 1
2	XX1	1, 0	1, 0
	X00	0, 1, 2, 3	0, 1, 2, 3
4	X01	1, 2, 3, 0	1, 0, 3, 2
1	X10	2, 3, 0, 1	2, 3, 0, 1
	X11	3, 0, 1, 2	3, 2, 1, 0
	000	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	001	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	010	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	011	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
0	100	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	101	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	110	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	111	0, 1, 2, 3, 4, 5, 6, 7	7, 6, 5, 4, 3, 2, 1, 0

# **BURST LENGTH & TYPE**

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable. The burst length determines the maximum number of column locations that can be accessed for a given Read or Write command. Burst lengths of 2, 4 or 8 locations are available for both the sequential and the interleaved burst types. Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a Read or Write command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst wraps within the block if a boundary is reached. The block is uniquely selected by A1-Ai when the burst length is set to two, by A2 -Ai when the burst length is set to four and by A3 -Ai when the burst length is set to eight (where Ai is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both Read and Write bursts.

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Burst Definitionon Table.

# CAS LATENCY

The Read latency, or CAS latency is the delay in clock cycles between the registration of a Read command and the availability of the first burst of output data. The latency can be programmed 2 or 2.5 clocks.

If a Read command is registered at clock edge n, and the latency is m clocks, the data is available nominally coincident with clock edge n + m.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

# **DLL RESET**

The DLL must be enabled for normal operation. DLL enable is required during power up initialization, and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. The DLL is automatically disabled when entering self refresh operation and is automatically re-enabled upon exit of self refresh operation. Any time the DLL is enabled, 200 clock cycles must occur to allow time for the internal clock to lock to the externally applied clock before an any command can be issued.

# **OUTPUT DRIVER IMPEDANCE CONTROL**


The normal drive strength for all outputs is specified to be SSTL\_2, Class II. Hynix also supports a half strength driver option, intended for lighter load and/or point-to-point environments. Selection of the half strength driver option will reduce the output drive strength by 50% of that of the full strength driver. I-V curves for both the full strength driver and the half strength driver are included in this document.



# **EXTENDED MODE REGISTER SET (EMRS)**

The Extended Mode Register controls functions beyond those controlled by the Mode Register; these additional functions include DLL enable/disable, output driver strength selection(optional). These functions are controlled via the bits shown below. The Extended Mode Register is programmed via the Mode Register Set command (BA0=1 and BA1=0) and will retain the stored information until it is programmed again or the device loses power.

The Extended Mode Register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements will result in unspecified operation.



\* All bits in RFU address fields must be programmed to Zero, all other states are reserved for future usage \*\* This part do not support /QFC function, A2 must be programmed to Zero.

# **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Rating	Unit
Ambient Temperature	ТА	0 ~ 70	°C
Storage Temperature	Tstg	-55 ~ 125	°C
Voltage on Any Pin relative to VSS	VIN, VOUT	-0.5 ~ 3.6	V
Voltage on VDD relative to VSS	VDD	-0.5 ~ 3.6	V
Voltage on VDDQ relative to VSS	VDDQ	-0.5 ~ 3.6	V
Output Short Circuit Current	IOS	50	mA
Power Dissipation	PD	1	W
Soldering Temperature · Time	TSOLDER	260 · 10	°C · sec

Note : Operation at above absolute maximum rating can adversely affect device reliability

#### DC OPERATING CONDITIONS (TA=0 to 70 °C, Voltage referenced to VSS = 0V)

Parameter	Symbol	Min	Min Typ. Max Uni		Unit	Note
Power Supply Voltage	VDD	2.3	2.5	2.7	V	
Power Supply Voltage	VDDQ	2.3	2.5	2.7	V	1
Input High Voltage	VIH	VREF + 0.15	-	VDDQ + 0.3	V	
Input Low Voltage	VIL	-0.3	-	VREF - 0.15	V	2
Termination Voltage	Vπ	VREF - 0.04	VREF	VREF + 0.04	V	
Reference Voltage	VREF	0.49*VDDQ	0.5*VDDQ	0.51*VDDQ	V	3

#### Note :

1. VDDQ must not exceed the level of VDD.

2. VIL (min) is acceptable -1.5V AC pulse width with  $\leq$  5ns of duration.

3. VREF is expected to be equal to 0.5\*VDDQ of the transmitting device, and to track variations in the dc level of the same. Peak to peak noise on VREF may not exceed +/- 2% of the dc value.

#### DC CHARACTERISTICS I (TA=0 to 70°C, Voltage referenced to VSS = 0V)

Parameter	Parameter Symbol		Max	Unit	Note
Input Leakage Current	ILI	-2	2	uA	1
Output Leakage Current	ILO	-5	5	uA	2
Output High Voltage	Voh	VTT + 0.76	-	V	IOH = -15.2mA
Output Low Voltage	VOL	-	VTT - 0.76	V	IOL = +15.2mA

Note : 1. VIN = 0 to 3.6V, All other pins are not tested under VIN =0V. 2. DOUT is disabled, VOUT=0 to 2.7V



# **DC CHARACTERISTICS II** (TA=0 to 70<sup>o</sup>C, Voltage referenced to VSS = 0V)

### 64Mx4

Deremeter	Symbol	Tost Condition			Speed		Unit	Note		
Parameter	Symbol	Test Condition			-H	-L	Unit	Note		
Operating Current	IDD0	One bank; Active - Precharge; tRC tCK=tCK (min); DQ,DM and DQS ir twice per clock cycle ; address and changing once per clock cycle	95	95	90	mA				
Operating Current	IDD1	One bank; Active - Read - Precharg Length=2; tRC=tRC (min); tCK=tC address and control inputs changin clock cycle	120	120	110	mA				
Precharge Power Down Standby Current	IDD2P	All banks idle; Power down - mode tCK=tCK (min)	; CKE=Low,	20	20	15	mA			
Idle Standby Current	IDD2F	/CS=High, All banks idle; tCK=tCK High; address and control inputs cl per clock cycle. VIN=VREF for DQ,	nanging once		40		mA			
Active Power Down Standby Current	IDD3P	One bank active; Power down mod tCK=tCK (min)	e; CKE=Low,	25	25	20	mA			
Active Standby Current	IDD3N	/CS=HIGH; CKE=HIGH; One bank; Precharge; tRC=tRAS (max); tCK= DM, and DQS inputs changing twic cycle; Address and other control in once per clock cycle	tCK (min); DQ, e per clock		50		mA			
Operating Current	IDD4R	Burst=2; Reads; Continuous burst; active; Address and control inputs per clock cycle; tCK=tCK (min); IO	changing once	190	190	150				
Operating Current	IDD4W	Burst=2; Writes; Continuous burst; active; Address and control inputs per clock cycle; tCK=tCK (min); DQ inputs changing twice per clock cyc	changing once , DM, and DQS	220	220	180	mA			
Auto Refresh Current	IDD5	tRC=tRFC(min) - 8*tCK for PC200 at 100Mhz, 10*tCK for PC266A & PC266B at 133Mhz; distributed refresh		210	210	195				
Self Refresh Current	IDD6	CKE=<0.2V; External clock on; Normal		CKE=<0.2V; External clock on;			3	-	mA	
		tCK=tCK (min)	Low Power		1.5		mA			
Operating Current - Four Bank Operation	IDD7	Four bank interleaving with BL=4 - following page for detailed test cor		295	295	270	mA			

# **DC CHARACTERISTICS II** (TA=0 to 70<sup>o</sup>C, Voltage referenced to VSS = 0V)

### 32Mx8

Darameter	Parameter Symbol Test Condition				Speed		Unit	Note
Parameter	Symbol	Test Condition			-H	-L	Unit	Note
Operating Current	IDD0	One bank; Active - Precharge; tRC tCK=tCK (min) ; DQ,DM and DQS ir twice per clock cycle; address and changing once per clock cycle	95	95	90	mA		
Operating Current	IDD1	One bank; Active - Read - Precharc Length=2; tRC=tRC (min); tCK=tC address and control inputs changin clock cycle	120	120	110	mA		
Precharge Power Down Standby Current	IDD2P	All banks idle; Power down - mode tCK=tCK (min)	; CKE=Low,	20	20	15	mA	
Idle Standby Current	IDD2F	/CS=High, All banks idle; tCK=tCK High; address and control inputs cl per clock cycle. VIN=VREF for DQ,	nanging once		40		mA	
Active Power Down Standby Current	IDD3P	One bank active; Power down mod tCK=tCK (min)	e; CKE=Low,	25	25	20	mA	
Active Standby Current	IDD3N	/CS=HIGH; CKE=HIGH; One bank; Precharge; tRC=tRAS (max); tCK= DM, and DQS inputs changing twic cycle; Address and other control in once per clock cycle	tCK (min); DQ, e per clock		50		mA	
Operating Current	IDD4R	Burst=2; Reads; Continuous burst; active; Address and control inputs per clock cycle; tCK=tCK (min); IO	changing once	205	205	160		
Operating Current	IDD4W	Burst=2; Writes; Continuous burst; active; Address and control inputs per clock cycle; tCK=tCK (min); DQ inputs changing twice per clock cyc	changing once , DM, and DQS	230	230	190	mA	
Auto Refresh Current	IDD5	tRC=tRFC(min) - 8*tCK for PC200 10*tCK for PC266A & PC266B at 13 distributed refresh	210	210	195			
Self Refresh Current	IDD6	CKE=<0.2V; External clock on; Normal			3		mA	
		tCK=tCK (min)	Low Power		1.5		mA	
Operating Current - Four Bank Operation	IDD7	Four bank interleaving with BL=4 - following page for detailed test cor		305	305	280	mA	

# **DC CHARACTERISTICS II** (TA=0 to 70<sup>o</sup>C, Voltage referenced to VSS = 0V)

# 16Mx16

Parameter	Symbol	Test Condition			Speed		Unit	Note
Parameter	Symbol	lest Condition			-H	-L	Unit	note
Operating Current	IDD0	One bank; Active - Precharge; tRC tCK=tCK (min); DQ,DM and DQS ir twice per clock cycle; address and changing once per clock cycle	95	95	90	mA		
Operating Current	IDD1	One bank; Active - Read - Precharg Length=2; tRC=tRC (min); tCK=tC address and control inputs changin clock cycle	120	120	110	mA		
Precharge Power Down Standby Current	IDD2P	All banks idle; Power down - mode tCK=tCK (min)	; CKE=Low,	20	20	15	mA	
Idle Standby Current	IDD2F	/CS=High, All banks idle; tCK=tCK High; address and control inputs cl per clock cycle. VIN=VREF for DQ,	nanging once		40		mA	
Active Power Down Standby Current	IDD3P	One bank active; Power down mod tCK=tCK (min)	le; CKE=Low,	25	25	20	mA	
Active Standby Current	IDD3N	/CS=HIGH; CKE=HIGH; One bank; Precharge; tRC=tRAS (max); tCK= DM, and DQS inputs changing twic cycle; Address and other control in once per clock cycle		50		mA		
Operating Current	IDD4R	Burst=2; Reads; Continuous burst; active; Address and control inputs per clock cycle; tCK=tCK (min); IO	changing once	225	225	190		
Operating Current	IDD4W	Burst=2; Writes; Continuous burst; active; Address and control inputs per clock cycle; tCK=tCK (min); DQ inputs changing twice per clock cyc	changing once , DM, and DQS	230	230	190	mA	
Auto Refresh Current	IDD5	tRC=tRFC(min) - 8*tCK for PC200 10*tCK for PC266A & PC266B at 13 distributed refresh	210	210	195			
Self Refresh Current	IDD6	CKE=<0.2V; External clock on; Normal			3	•		
		tCK=tCK (min)	Low Power		1.5		mA	
Operating Current - Four Bank Operation	IDD7	Four bank interleaving with BL=4 - following page for detailed test cor		325	325	290	mA	

### DETAILED TEST CONDITIONS FOR DDR SDRAM IDD1 & IDD7

### **IDD1 : Operating current: One bank operation**

- 1. Typical Case : VDD = 2.5V, T=25  $^{\circ}$ C
- 2. Worst Case : VDD = 2.7V, T= 10  $^{\circ}$ C
- 3. Only one bank is accessed with tRC(min), Burst Mode, Address and Control inputs on NOP edge are changing once per clock cycle. lout = 0mA
- 4. Timing patterns
  - DDR200(100Mhz, CL=2) : tCK = 10ns, CL2, BL=4, tRCD = 2\*tCK, tRAS = 5\*tCK
    Read : A0 N R0 N N P0 N A0 N repeat the same timing with random address changing

50% of data changing at every burst

- DDR266B(133Mhz, CL=2.5) : tCK = 7.5ns, CL=2.5, BL=4, tRCD = 3\*tCK, tRC = 9\*tCK, tRAS = 5\*tCK Read : A0 N N R0 N P0 N N A0 N - repeat the same timing with random address changing 50% of data changing at every burst
- DDR266A (133Mhz, CL=2) : tCK = 7.5ns, CL=2, BL=4, tRCD = 3\*tCK, tRC = 9\*tCK, tRAS = 5\*tCK Read : A0 N N R0 N P0 N N A0 N - repeat the same timing with random address changing 50% of data changing at every burst

Legend : A=Activate, R=Read, W=Write, P=Precharge, N=NOP

#### **IDD7** : Operating current: Four bank operation

- 1. Typical Case : VDD = 2.5V, T=25 °C
- 2. Worst Case : VDD = 2.7V, T= 10 °C
- 3. Four banks are being interleaved with tRC(min), Burst Mode, Address and Control inputs on NOP edge are not changing. lout = 0mA
- 4. Timing patterns
  - DDR200(100Mhz, CL=2) : tCK = 10ns, CL2, BL=4, tRRD = 2\*tCK, tRCD= 3\*tCK, Read with autoprecharge Read : A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0 - repeat the same timing with random address changing 50% of data changing at every burst
  - DDR266B(133Mhz, CL=2.5) : tCK = 7.5ns, CL=2.5, BL=4, tRRD = 2\*tCK, tRCD = 3\*tCK Read with autoprecharge Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing 50% of data changing at every burst
  - DDR266A (133Mhz, CL=2) : tCK = 7.5ns, CL2=2, BL=4, tRRD = 2\*tCK, tRCD = 3\*tCK Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing 50% of data changing at every burst

Legend : A=Activate, R=Read, W=Write, P=Precharge, N=NOP

# **AC OPERATING CONDITIONS** (TA=0 to 70 °C, Voltage referenced to VSS = 0V)

Parameter	Symbol	Min	Max	Unit	Note
Input High (Logic 1) Voltage, DQ, DQS and DM signals	VIH(AC)	VREF + 0.31		V	
Input Low (Logic 0) Voltage, DQ, DQS and DM signals	VIL(AC)		VREF - 0.31	V	
Input Differential Voltage, CK and /CK inputs	VID(AC)	0.7	VDDQ + 0.6	V	1
Input Crossing Point Voltage, CK and /CK inputs	VIX(AC)	0.5*VDDQ-0.2	0.5*VDDQ+0.2	V	2

#### Note :

1. VID is the magnitude of the difference between the input level on CK and the input on CK.

2. The value of VIX is expected to equal 0.5\*V DDQ of the transmitting device and must track variations in the DC level of the same.

# AC OPERATING TEST CONDITIONS (TA=0 to 70°C, Voltage referenced to VSS = 0V)

Parameter	Value	Unit
Reference Voltage	VDDQ x 0.5	V
Termination Voltage	VDDQ x 0.5	V
AC Input High Level Voltage (VIH, min)	VREF + 0.31	V
AC Input Low Level Voltage (VIL, max)	VREF - 0.31	V
Input Timing Measurement Reference Level Voltage	VREF	V
Output Timing Measurement Reference Level Voltage	VTT	V
Input Signal maximum peak swing	1.5	V
Input minimum Signal Slew Rate	1	V/ns
Termination Resistor (RT)	50	Ω
Series Resistor (RS)	25	Ω
Output Load Capacitance for Access Time Measurement (CL)	30	pF

### HY5DU56422(L)T HY5DU56822(L)T HY5DU561622(L)T

# AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

	Daramatar		-K(DDI	R266A)	-H(DDI	R266B)	-L(DD	R200)		Nete
Parameter		Symbol	Min	Мах	Min	Max	Min	Max	Unit	Note
Row Cycle Time		tRC	65	-	65	-	70	-	ns	
Auto Refresh Row Cycle Tim	ie	tRFC	75	-	75	-	80	-	ns	
Row Active Time		tras	45	120K	45	120K	50	120K	ns	
Active to Read with Auto Pro	echarge Delay	trap	20	-	20	-	20	-	ns	16
Row Address to Column Add	tress Delay	tRCD	20	-	20	-	20	-	ns	
Row Active to Row Active D	elay	trrd	15	-	15	-	15	-	ns	
Column Address to Column	Address Delay	tCCD	1	-	1	-	1	-	СК	
Row Precharge Time		tRP	20	-	20	-	20	-	ns	
Write Recovery Time		twr	15	-	15	-	15	-	ns	
Last Data-In to Read Comm	and	tDRL	1	-	1	-	1	-	СК	
Auto Precharge Write Recov Time	ery + Precharge	tDAL	5	-	5	-	4	-	СК	15
System Clock Cycle Time	CL = 2.5	- tCK	7.5	12	7.5	12	8	12	ns	
	CL = 2		7.5	12	10	12	10	12	ns	
Clock High Level Width		tCH	0.45	0.55	0.45	0.55	0.45	0.55	СК	
Clock Low Level Width		tCL	0.45	0.55	0.45	0.55	0.45	0.55	СК	
Data-Out edge to Clock edg	e Skew	tAC	-0.75	0.75	-0.75	0.75	-0.8	0.8	ns	
DQS-Out edge to Clock edg	e Skew	tDQSCK	-0.75	0.75	-0.75	0.75	-0.8	0.8	ns	
DQS-Out edge to Data-Out	edge Skew	tDQSQ	-	0.5	-	0.5	-	0.6	ns	
Data-Out hold time from DC	2S	tQH	tHPmin -tQHS	-	tHPmin -tQHS	-	tHPmin -tQHS	-	ns	1, 10
Clock Half Period		tHP	tCH/L min	-	tCH/L min	-	tCH/L min	-	ns	1,9
Data Hold Skew Factor		tQHS	-	0.75	-	0.75	-	0.75	ns	10
Valid Data Output Window		tDV	tQH-t	DQSQ	tQH-t	DQSQ	tQH-t	DQSQ	ns	
Data-out high-impedance window from CK, /CK		tHZ	-1.1	0.75	-1.1	0.75	-1.2	0.8	ns	
Data-out low-impedance window from CK/CK		tLZ	-1.1	0.75	-1.1	0.75	-1.2	0.8	ns	
Input Setup Time (fast slew	rate)	tIS	0.9	-	0.9	-	1.1	-	ns	2,3,5,6
Input Hold Time (fast slew i	rate)	tIН	0.9	-	0.9	-	1.1	-	ns	2,3,5,6
Input Setup Time (slow slev	v rate)	tIS	1.0	-	1.0	-	1.1	-	ns	2,4,5,6

#### HY5DU56422(L)T HY5DU56822(L)T HY5DU561622(L)T

Parameter	Cumhal	-K(DDR266A)		-H(DDR266B)		-L(DDR200)		lle it	
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Note
Input Hold Time (slow slew rate)	tін	1.0	-	1.0	-	1.1	-	ns	2,4,5,6
Input Pulse Width	tIPW	2.2		2.2		-			6
Write DQS High Level Width	tDQSH	0.35	-	0.35	-	0.35	-	CK	
Write DQS Low Level Width	tDQSL	0.35	-	0.35	-	0.35	-	СК	
Clock to First Rising edge of DQS-In	tDQSS	0.75	1.25	0.75	1.25	0.75	1.25	CK	
Data-In Setup Time to DQS-In (DQ & DM)	tDS	0.5	-	0.5	-	0.6	-	ns	6,7, 11~13
Data-in Hold Time to DQS-In (DQ & DM)	tDH	0.5	-	0.5	-	0.6	-	ns	6,7, 11~13
DQ & DM Input Pulse Width	tDIPW	1.75	-	1.75	-	2	-	ns	
Read DQS Preamble Time	tRPRE	0.9	1.1	0.9	1.1	0.9	1.1	СК	
Read DQS Postamble Time	tRPST	0.4	0.6	0.4	0.6	0.4	0.6	СК	
Write DQS Preamble Setup Time	tWPRES	0	-	0-	-	0	-	СК	
Write DQS Preamble Hold Time	tWPREH	0.25	-	0.25	-	0.25	-	СК	
Write DQS Postamble Time	tWPST	0.4	0.6	0.4	0.6	0.4	0.6	СК	
Mode Register Set Delay	tMRD	2	-	2	-	2	-	CK	
Exit Self Refresh to Any Execute Command	txsc	200	-	200	-	200	-	СК	8
Average Periodic Refresh Interval	tREFI	-	7.8	-	7.8	-	7.8	us	

#### Note :

- 1. This calculation accounts for tDQSQ(max), the pulse width distortion of on-chip circuit and jitter.
- 2. Data sampled at the rising edges of the clock : A0~A12, BA0~BA1, CKE, /CS, /RAS, /CAS, /WE.
- 3. For command/address input slew rate >=1.0V/ns
- For command/address input slew rate >=0.5V/ns and <1.0V/ns This derating table is used to increase tIS/tIH in case where the input slew-rate is below 0.5V/ns. Input Setup / Hold Slew-rate Derating Table.

Input Setup / Hold Slew-rate	Delta tIS	Delta tIH
V/ns	ps	ps
0.5	0	0
0.4	+50	0
0.3	+100	0

- 5. CK, /CK slew rates are >=1.0V/ns
- 6. These parameters guarantee device timing, but they are not necessarily tested on each device, and they may be guaranteed by design or tester correlation'
- 7. Data latched at both rising and falling edges of Data Strobes(LDQS/UDQS) : DQ, LDM/UDM.
- 8. Minimum of 200 cycles of stable input clocks after Self Refresh Exit command, where CKE is held high, is required to complete Self Refresh Exit and lock the internal DLL circuit of DDR SDRAM.



- 9. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device (i.e. this value can be greater than the minimum specification limits for tCL and tCH).
- 10. tHP = minimum half clock period for any given cycle and is defined by clock high or clock low (tCH, tCL). tQHS consists of tDQSQmax, the pulse width distortion of on-chip clock circuits, data pin to pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers.
- 11. This derating table is used to increase tDS/tDH in case where the input slew-rate is below 0.5V/ns. Input Setup / Hold Slew-rate Derating Table.

Input Setup / Hold Slew-rate	Delta tDS	Delta tDH
V/ns	ps	ps
0.5	0	0
0.4	+75	+75
0.3	+150	+150

12. I/O Setup/Hold Plateau Derating. This derating table is used to increase tDS/tDH in case where the input level is flat below VREF +/-310mV for a duration of up to 2ns.

I/O Input Level	Delta tDS	Delta tDH
mV	ps	ps
+280	+50	+50

13. I/O Setup/Hold Delta Inverse Slew Rate Derating. This derating table is used to increase tDS/tDH in case where the DQ and DQS slew rates differ. The Delta Inverse Slew Rate is calculated as (1/SlewRate1)-(1/SlewRate2). For example, if slew rate 1 = 0.5V/ns and Slew Rate2 = 0.4V/n then the Delta Inverse Slew Rate = -0.5ns/V.

(1/SlewRate1)-(1/SlewRate2)	Delta tDS	Delta tDH
ns/V	ps	ps
0	0	0
+/-0.25	+50	+50
+/- 0.5	+100	+100

- 14. DQS, DM and DQ input slew rate is specified to prevent double clocking of data and preserve setup and hold times. Signal transitions through the DC region must be monotonic.
- 15. tDAL = (tWR / tCK) + (tRP / tCK). For each of the terms above, if not already an integer, round to the next highest integer. tCK is equal to the actual system clock cycle time. Example: For DDR266B at CL=2.5 and tCK = 7.5 ns,
  - tDAL = (15 ns / 7.5 ns) + (20 ns / 7.5 ns) = (2.00) + (2.67)

Round up each non-integer to the next highest integer: = (2) + (3), tDAL = 5 clocks

16. For the parts which do not has internal RAS lockout circuit, Active to Read with Auto precharge delay should be tRAS - BLxtCK/2.

# CAPACITANCE (TA=25°C, f=100MHz )

Parameter	Pin	Symbol	Min	Max	Unit
Input Clock Capacitance	СК, /СК	CI1	2.0	3.0	pF
Delta Input Clock Capacitance	СК, /СК	Delta CI1	-	0.25	pF
Input Capacitance	All other input-only pins	CI1	2.0	3.0	pF
Delta Input Capacitance	All other input-only pins	Delta CI2	-	0.5	pF
Input / Output Capacitanc	DQ, DQS, DM	Сіо	4.0	5.0	pF
Delta Input / Output Capacitance	DQ, DQS, DM	Delta CIO	-	0.5	pF


#### Note :

1. VDD = min. to max., VDDQ = 2.3V to 2.7V, VODC = VDDQ/2, VOpeak-to-peak = 0.2V

2. Pins not under test are tied to GND.


3. These values are guaranteed by design and are tested on a sample basis only.

# **OUTPUT LOAD CIRCUIT**



# **PACKAGE INFORMATION**

### 400mil 66pin Thin Small Outline Package



**Note** : Package do not mold protrusion. Allowable protrusion of both sides is 0.4mm.